A Faster Half Subtractor Circuit Using Reversible Quantum Gates
نویسندگان
چکیده
منابع مشابه
Design of Adder / Subtractor Circuits Based on Reversible Gates
Reversible logic has extensive applications in quantum computing, it is a unconventional form of computing where the computational process is reversible, i.e., time-invertible. The main motivation behind the study of this technology is aimed at implementing reversible computing where they offer what is predicted to be the only potential way to improve the energy efficiency of computers beyond v...
متن کاملQuantum Cryptography Using Various Reversible Quantum Logic Gates in WSNs
As sensor nodes are deployed anywhere in a wireless sensor network, hence their communication can be easily monitored. In these networks, message protection and node identification are very issues. Hence, security of large scale such networks requires efficient key distribution and management mechanisms. Quantum cryptography and particularly quantum key distribution is such a technique that all...
متن کاملDesign and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems
Reversible logic circuits have found emerging attention in nanotechnology, quantum computing and low power CMOS designs. In this paper we present a modular synthesis method to realize a reversible Binary Coded Decimal (BCD) adder/subtractor circuit. We use genetic algorithms and don’t care concept to design and optimize all parts of a BCD adder circuit in terms of number of garbage inputs/outpu...
متن کاملResonant quantum gates in circuit quantum electrodynamics
G. Haack,1 F. Helmer,2 M. Mariantoni,3 F. Marquardt,4 and E. Solano5,6 1Département de Physique Théorique, Université de Genève, CH-1211 Genève 4, Switzerland 2Department of Physics, ASC and CeNS, Ludwig-Maximilians-Universität, Theresienstrasse 37, 80333 München, Germany 3Department of Physics, University of California, Santa Barbara, California 93106, USA 4Institut für Theoretische Physik, Un...
متن کاملDesign a Low Power Half-Subtractor Using .90μm CMOS Technology
In this paper we are presenting a Half-Subtractor using Adaptive Voltage Level (AVL) technique consuming less power than the conventional one .The main objective is to design that half subtractor using either of the two adaptive voltage level(AVL) techniques to reduce the sub threshold leakage current which plays a very important role in the reduction of power dissipation. We can bring down the...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Baltic Journal of Modern Computing
سال: 2019
ISSN: 2255-8950
DOI: 10.22364/bjmc.2018.7.1.08